

# **APx585 DSIO Setup**

for optimal operation with the LnK SLIMbus Audio Bridge





### Table of Content

1.	Purpose of the document	2
2.	Typical Setup	3
3.	DSIO Transmitter Setup	5
4.	DSIO Receiver Setup	6
5.	DSIO Master clock setup	7
6.	Bridge Clock Input Selection	9

# **1. Purpose of the document**

This document will guide the user through the setup of the DSIO transmitter and receiver of the APx585 audio analyzer from Audio Precision. The procedure will also apply to the APx525 but only 2 channels at a time can be analyzed. Both clock and data options will be detailed.

A basic knowledge of the operation of the SLIMbus Audio Bridge and the APx585 is required to follow the various explanations given in this document. Refer to the SLIMbus Audio Bridge HW and SW user manuals, the APx500 user manual and the APx DSIO datasheet for more information about these equipments.

## 2. Typical Setup

The LnK SLIMbus Bridge is used to inject or receive digital audio on SLIMbus. It allows the APx585 to directly feed a signal to a SLIMbus audio device and / or to receive and analyze an audio signal coming from a SLIMbus audio device.



The DSIO transmitter is connected to the bridge I2S input. The DSIO receiver is connected to the bridge I2S output. In the main window of the APx500 software, the user can select the APx signal path. In the SIgnal Path Setup pane, select "Digital Serial" for the desired connector. For the targeted measurement, it could be the Output connector, the Input connector or both.



The LnK SLIMbus Audio Bridge uses the "Left Justified" format on 4 data lines sharing the same bit clock and word clock.

# 3. DSIO Transmitter Setup

The I2S input of the LnK SLIMbus Audio Bridge is **slave**. This means that it must receive the bit clock and the word clock from the APx585. Therefore, the "**Bit and Frame Dir**" shall be set to "**Out**".

The bridge takes its 8 data streams from 4 data lines. Select "**Multiple**" data lines instead of "**Single (TDM)**". There are "**8**" channels and the data are transmitted MSb first. The justification is "**Left Justified**".

The word clock must have a duty cycle of 50%. Set "Framer Pulse" to "One Subframe".

The frame size is always 64 bits (32 bits for the channel A and 32 bits for channel B). Set the "**Word Width**" to "**32**". The maximum "**Bit Depth**" of the data received by the bridge is "**24**".

The "Bit Clock Edge" is set by default to "Rising".

The "Logic Level" (signaling voltage) must be set to "3.3V".

Output Settings (Digital Se	erial Transmitter)			
Configuration: Serial Tra Audio Data Lines Single (TDM) Channels: 8 Format: Custom Justification: Left Jus Frame Pulse: One Su Inve Word Width: 32 Bit Depth: 24	Multiple  Multiple  Multiple  MSB First  MSB	Clocks Bit & Frame Dir: Frame Clk Rate: MClk Output:	Open Sa Out • 48,0000 kHz • On	ve Bit Clock Edge Sync Outs: Rising • Ins: Rising • Logic Level: 3.3 V • Transmitter Outputs IN
Bitclk	BB BB III	Ch1 Ch3		
				Close Help

Make sure that the DSIO transmitter outputs are "ON".

# 4. DSIO Receiver Setup

The I2S output of the LnK SLIMbus Audio Bridge is **master**. This means that it will transmit the bit clock and the word clock to the APx585. Therefore, the "**Bit and Frame Dir**" shall be set to "**In**".

The bridge transmits its 8 data streams over 4 data lines. Select "**Multiple**" data lines instead of "**Single (TDM)**". There are "**8**" channels and the data are transmitted MSb first.

The justification is "Left Justified". The word clock must have a duty cycle of 50%. Set "Framer Pulse" to "One Subframe".

The frame size is always 64 bits (32 bits for the channel A and 32 bits for channel B). Set the "Word Width" to "32". The maximum "Bit Depth" of the data received by the bridge is "24".

The "Bit Clock Edge" is set by default to "Rising".

The "Logic Level" (signaling voltage) must be set to "3.3V".

Configuration:	Serial Receiver		Open S	Save
Audio Data Line Single (T Single (T Channels: Format: Justification: Frame Pulse: Word Width: Bit Depth:	DM)  Multiple  MSB First  Custom  Left Justified  One Subframe  Invert Frame Clk  22  24	Clocks Bit & Frame Dir: Master Clk Source: Frame Clk Rate: MClk Output: MClk/FClk Ratio: Master Clk Rate:	In ▼ Intemal ▼ 48,0000 kHz ▼ ✓ On 256 12,2880 MHz	Bit Clock Edge Sync Outs: Rising ▼ Ins: Rising ▼ Logic Level: 3.3 V ▼ Receiver Outputs OFF Audio Coupling
Bitclk		Ch1 Ch3 Ch5		

The DSIO transmitter outputs should normally be "OFF".

### 5. DSIO Master clock setup

The LnK SLIMbus Audio Bridge has the ability to receive its audio master clock from the DSIO transmitter and receiver interfaces. Refer to the application note "Audio Bridge Clock Management" for more information about using external clocks.

To enable the DSIO Transmitter output clock, click on the check box "**ON**" besides the "**MClk Output**". The "**MClk/FClk Ratio**" must be equal to "**256**" for all sampling rates lower or equal to 96 kHz. It must be equal to "**128**" for the sampling rates greater than 96 kHz. The effective Master Clock frequency can be read in the "**Master Clock Rate**" field.

Output Settings	(Digital Serial Transmitter)				- 0 <mark>x</mark>
Configuration:	Serial Transmitter		Open Sav	e	
Audio Data Lines Single ( Channels: Format: Justification: Frame Pulse: Word Width: Bit Depth:	TDM)  Multiple	Clocks Bit & Frame Dir: Frame Clk Rate: MClk Output: MClk/FClk Ratio: Master Clk Rate:	Out ▼ 48,0000 kHz ▼ ✓ On Invert 256 12,2880 MHz	Bit Clock Edge Outs: Rising Ins: Rising Logic Level: Transmitter Ou	Sync Sync
Bitclk			mmm		
Data1 )	(M\$B	Ch1	Ľ	SB	
Data2 🕨	(M\$B	Ch3	L	SB)	
-	Vt			)	P I
				Close	Help

To enable the DSIO receiver output clock, specify the right expected sampling rate ("Frame Clk Rate") and the "MClk/FClk Ratio" which must be equal to "256" for all sampling rates lower or equal to 96 kHz and must be equal to "128" for the sampling rates greater than 96 kHz.

Make sure that the "Receiver Outputs" are "ON"

Configuration:	Serial Receiver		Open	Save
Audio Data Line Single (	TDM) () Multiple	Clocks Bit & Frame Dir: Master Clk Source:	In ·	Bit Clock Edge Sync Outs: Rising Ins: Rising
Channels: Format: Justification: Frame Pulse: Word Width: Bit Depth:	8 V MSB First Custom V Left Justified V One Subframe V Invert Frame Clk 32 V 24 V	Frame Clk Rate: MClk Output: MClk/FClk Ratio: Master Clk Rate:	48,0000 kHz ✓ On 256 12,2880 MHz	Logic Level: 3.3 V     Receiver Outputs     Audio Coupling     AC O DC
Bitclk (L) Frame ( Data1 ( Data2 ( Cata2 ( (		Ch1 Ch3		

# 6. Bridge Clock Input Selection

The SLIMbus Audio Bridge clock source can be set by using the bridge configuration menu itself or via the PC control software.

#### Bridge configuration menu:

- Press the rotary knob.
- Rotate the knob to reach "Select MCLKI src" or "Select MCLKO src".

Fxit. >Select MCLKI < src Select MCLKO src Set DSI IN ASRC Set S/PDIF IN ASRC Select DAC stream Select Framer Clk Set Framer BootRF Set Framer BootMod Set Comp. Address Set SLIMbus Level Set Bus Hold Exit

- Press the knob to access the possible values for the parameter and select "DSI IN Master CIk" by rotating the knob.

MCLKI Clock Source PLL (SLIMbus ref) >DSI IN Master Clk ( External Clk (SMA)

- Press the knob to validate the new setting.

The bridge will now take its input (output) audio master clock from the DSIO interface.

### Bridge Control Panel:

In the software, got to the menu "Tools" and select the submenu "Bridge Control Panel". Select the "I2S IN Master clock" (or "I2S OUT Master Clock") in the "MCLKx Input Configuration box".

Firmware: 2.06	IP Version: 2.0	5 HV	V Model:8 Ports
I2S ASRC	SPDIF ASRC	SPDIF OUT / D	DAC Data Stream
O ASRC OFF	O ASRC OFF	⊖ SDOUT1	⊖ SDOUT3
ASRC ON	ASRC ON	SDOUT2	O SDOUT4
MCLKI Input Config	guration	SLIMbus PHY	
O PLL (SLIMbus Cl	ock Reference)	🗹 Bus Hold E	nabled
● I2S IN Master Cl	ock	SLIMbus Level 🔘 1V2 💿 1V8	
O External Clock Input (SMA)		Component Address 0	
MCLKO input configuration		Data Port Settings	
O PLL (SLIMbus Cl	ock Reference)	Port Config	Data
<ul> <li>I2S OUT Master Clock</li> <li>External Clock Input (SMA)</li> </ul>		0 - 1 -	-
		2 -	-
		4 -	-
Framer Clock Setup		6 -	-
<ul> <li>PLL (12 MHz Xtal Reference)</li> <li>External Clock Input (SMA)</li> </ul>		h	nput PR : n/a
		Output PR : n/a	
Boot RF 24.576	MHz 🗾	Loopback	Enabled
RESET BRIDGE		Disable Messag Disable Handsh	e Retransmissior ake (fast Msg Tx