Luk

SoundWire Analyzer User Manual



LnK 44, rue des Combattants B-4624 Romsée Belgium <u>www.lnk-tools.com</u> info@lnk-tools.com


SoundWire Protocol Analyzer

User Manual V1.0


1.1. Hardware dimension6					
1.1. Hardware dimension					
1.2. User Interface6					
1.3. Connectivity6					
1.3.1.SoundWire bus connector7					
1.3.2.Multi-purpose connector7					
1.3.2.1. GPI operation 8					
1.3.2.2.Serial Audio Interface8					
1.3.3.Clock input and output connectors11					
1.3.4.Monitoring Signals connector12					
1.3.5. USB3 connector 13					
1.3.6.Power supply connector13					
1.4. Hardware Operation13					
1.4.1.Multi Purpose I/O13					
1.4.2. SoundWire I/O 14					
1.4.3. Clock I/O 14					
1.5. Hardware Parameter Control14					
2. SOFTWARE OPERATION 15					
2.1. Installation 15					
2.1. Software units15					
2.2. Launching the Protocol Analyzer15					
2.3. Load a script in the traffic generator17					
2.4. Play and record a script18					
2.4.1. Recording options 19					
2.4.2.Full recording mode19					
2.4.3. Live View 19					
3. Stream analysis20					
3.1.1. Message View 20					
3.1.2. RAW View 23					
3.1.3. DATA View 24					
3.1.4.Info notebook26					
1. Statistics 26					
2. Memory Inspector 26					
3. Device Mapping 27					
4. Ports Mapping 28					
5. Port Properties 28					

6.	Data Samples	29
7.	Port Registers	29
8.	Stream Mapping	29

1. HARDWARE SPECIFICATION



1.1. Hardware dimension




All dimensions are in millimetres. Unit weight : 490 g. Body material: anodised aluminium.

1.2. User Interface

All the hardware controllable features are accessible through the 4.3" colour touch screen of the unit.

1.3. Connectivity

The unit has multiple connectors located on the left side and on the right side.



1.3.1. SoundWire bus connector

The SoundWire signals (clock and data) are available on a boxed IDC 16 pin header connector with a regular pitch of $2.54 \text{ mm} (0.1^{\circ})$. The bottom pins are all connected to ground.

Pin	Signal	Direction	
1	Clock	Input & output	
3	Data Line 0 (main)	Input & output	
5	Data Line 1	Input & output	
7	Data Line 2	Input & output	
9	Data Line 3	Input & output	
11	Data Line 4	Input & output	
13	Data Line 5	Input & output	_
15	Data Line 6	Input & output	
216	Ground		

The data line bus keepers cannot be controlled individually. Either all ON or all OFF.

Electrical Parameter	Min	Nominal	Max	Units	Remarks
SoundWire signaling level	0.9	1.8	3.2	V	Programmable by steps of 50 mV
Bus Keeper impedance	6950		1M	Ohms	Bus keeper can be deactivated
Output impedance	15			Ohms	
Input impédance		1M		Ohms	When Bus Hold is disabled

1.3.2. Multi-purpose connector

The signals (clock and data) are available on a boxed IDC 20 pin header connector with a regular pitch of 2.54 mm (0.1"). The bottom pins are all connected to ground.

This connector serves multiple purposes. It features an I2C interface that can either acts as a slave or as a master (not implemented yet). There is a dedicated trigger input pin. Six of the seven general purpose input pins can be reassigned to a multichannel PDM input & output interface or a multichannel PCM input or output.

Electrical Parameter	Min	Nominal	Max	Units	Remarks
GPI & I2C signaling level	0.9		3.2	V	Programmable by steps of 50 mV
Output impedance	47			Ohms	
Input impédance		47k		Ohms	

	FUNCTION							
Pin	GPI		PDM 8 CH	PDM 8 CH IN PDM 4		1 4 IN / 4 OUT		DUT
1	I2C_SDA	I/O	I2C_SDA	I/O	I2C_SDA	I/O	I2C_SDA	I/O
3	I2C_SCL	I/O	I2C_SCL	I/O	I2C_SCL	I/O	I2C_SCL	I/O
5	GPI6	IN	PDM_BCKI	OUT	PDM_BCKI	OUT	PDM_BCKI	Ουτ
7	GPI5	IN	PDM_BCKO	OUT	PDM_BCKO	OUT	PDM_BCKO	OUT
9	GPI4	IN	PDM_DATA4	IN	PDM_DATA4	OUT	PDM_DATA4	OUT
11	GPI3	IN	PDM_DATA3	IN	PDM_DATA3	OUT	PDM_DATA3	OUT
13	GPI2	IN	PDM_DATA2	IN	PDM_DATA2	IN	PDM_DATA2	OUT
15	GPI1	IN	PDM_DATA1	IN	PDM_DATA1	IN	PDM_DATA1	OUT
17	GPI0	IN	GPI0	IN	GPI0	IN	GPI0	IN
19	TRIG IN	IN	TRIG IN	IN	TRIG IN	IN	TRIG IN	IN
220	Ground							


	FUNCTION							
Pin	PCM 8 CH IN		PCM 8 CH C	DUT				
1	I2C_SDA	I2C_SDA I/O		I/O				
3	I2C_SCL	I/O	I2C_SCL	I/O				
5	PCM_BCLK	PCM_BCLK OUT		OUT				
7	PCM_LRCLK	PCM_LRCLK OUT		OUT				
9	PCM_DATA4	IN	PCM_DATA4	OUT				
11	PCM_DATA3	IN	PCM_DATA3	OUT				
13	PCM_DATA2	IN	PCM_DATA2	OUT				
15	PCM_DATA1	IN	PCM_DATA1	OUT				
17	GPI0	IN	GPI0	IN				
19	TRIG IN IN		TRIG IN	IN				
220	Ground							

1.3.2.1. GPI operation

The GPI pin logical levels are all sampled by the analyzer at the beginning of every frame. The captured value are shown in the analyzer traces.

1.3.2.2. Serial Audio Interface

The interface is always a clock **master** because clocks are either directly derived from the SoundWire bus clock or generated from an external audio master clock. The Serial Audio Interface supports PDM and PCM streaming on up to 4 data lines.



The interface can operate in a single data rate mode (PDM and PCM) or in dual data rate mode (PDM only).

In single data rate mode (SDR), the data is set after the falling edge of the bit clock. The delay between the clock falling edge and the data edge (T_{CHA_EN}) is equal to **13.6 ns**. The data line is sampled on the clock rising edge.

In dual data rate mode (DDR), the data is set after every clock edge (falling or rising). The delay between the clock falling edge and the data edge (T_{CHA_EN}) is equal to **13.6 ns**. The delay between the clock rising edge and the data edge (T_{CHB_EN}) is equal to **12.5 ns**. The data line is sampled on the every clock edge.


I/O NAME	8 CH PDM IN						
PDM_BCKO							
PDM_BCKI		¥		•			
PDM_DATA1	СНА	СН В	СН А	СН В			
PDM_DATA2	СНА	СН В	СН А	СН В			
PDM_DATA3	СНА	СН В	СН А	СН В			
PDM_DATA4	СНА	СНВ	СН А	СН В			

I/O NAME	8 CH PDM OUT						
PDM_BCKO	····						
PDM_BCKI							
PDM_DATA1	СНА	СНВ	СНА	СН В			
PDM_DATA2	СНА	СН В	СН А	СН В			
PDM_DATA3	СНА	СНВ	СН А	СН В			
PDM_DATA4	СНА	СНВ	СНА	СН В			

When the Serial Audio Interface is configure to allow both PDM input and output streams, the two bit clocks are totally independent (frequency, phase and time of activation).

I/O NAME	4 CH PDM IN & 4 CH PDM OUT						
PDM_BCKI	••••			Ţ			
PDM_DATA1		СНА	C	сн в	СН А	СНВ	
PDM_DATA2		СНА	C	сн в	СН А	СНВ	
PDM_BCKO					Y		
PDM_DATA3		CH A		С	НВ	СНА	
PDM_DATA4		CH A		С	НВ	СНА	

The PDM data paths have dedicated routers (one per data line) to increase the data handling flexibility of the interface. See the ScriptBuilder suer manual for the configuration of these data routers.



PDM input path

PDM output path

When configured to operate in PCM mode, the interface generates a nit clock and a word clock. The word clock transition always happens on the falling edge of the bit clock. The bit clock is always 64 times greater than the word clock. The data are left aligned, MSB first and each frame channel is 32 bits long.

I/O NAME	8 CH	8 CH PCM IN						
PCM_LRCLK	CHANNEL A (LEFT CHANNEL)	CHANNEL B (RIGHT CHANNEL)						
PCM_BCLK								
PCM_DATA1	b31 b30 b1 b0 MSB LSB	b31 b30 b1 b0 LSB						
PCM_DATA2	b31 b30 b1 b0	b31 b30 b1 b0						
PCM_DATA3	b31 b30 b1 b0	b31 b30 b1 b0						
PCM_DATA4	b31 b30 b1 b0	b31 b30 b1 b0						

I/O NAME	8 CH PC	8 CH PCM OUT						
PCM_LRCLK	CHANNEL A (LEFT CHANNEL)	CHANNEL B (RIGHT CHANNEL)						
PCM_BCLK								
PCM_DATA1	b31 b30 b1 b0 MSB LSB	b31 b30 b1 b0 LSB						
PCM_DATA2	b31 b30 b1 b0	b31 b30 b1 b0						
PCM_DATA3	b31 b30 b1 b0	b31 b30 b1 b0						
PCM_DATA4	b31 b30 b1 b0	b31 b30 b1 b0						


1.3.3. Clock input and output connectors

The unit can input an external clock to feed the SoundWire Traffic Generator. It can also output a configurable clock. The connectors are 50 Ohms SMA.

The input impedance is configurable and can be set to 50 Ohms or 1MOhms. The 50 Ohms state is indicated by a glowing yellow led close to the input connector. The clock signalling level is programmable (from 0.9V to 3.2V by steps of 50mv).

Electrical Parameter	Min	Nominal	Max	Units	Remarks
Clock signaling level	0.9		3.2	V	Programmable by steps of 50 mV
Output impedance		50		Ohms	
Input impédance	50		1M	Ohms	Programmable (50R or 1M)
Input frequency	1		50	MHz	When PLL are used
	0		26	MHz	When using direct feed

The unit has a flexible clock tree.



The traffic generator clock can be generated from a 12.288 MHz high purity oscillator or from an externally fed clock. The PLLs are actually bypassed when the desired frequencies can be derived from the reference clock by an integer divider. If this is not possible, the PLL is used.

It is possible to completely bypass the PLL chip to generate the traffic generator clock. It is therefore possible to proceed with direct injection of clock signals. This is especially interesting when jitter sensitivity tests of frequency variation tests must be performed.

The external input clock can have an arbitrary value. The frequency is measured and the PLLs are configured to generate the desired target frequencies. However, it is always better to use common frequencies for audio and communication system. The unit software will compare the measured frequencies with known values and take the known values that are close (+/- 0.8%) to the measured frequency. This is done to reduce the risk of wrongly set target frequencies. If nothing matches, the PLL parameters will be computed with the measured input frequency value. When using the PLL, the lowest usable input frequency is 1 MHz.

<u>Note</u>: When using direct feed, the external clock frequency **must be twice** the desired SoundWire bus clock (SoundWire clock = 1/2 external clock).

The output clock is fed by one of the two PLL outputs. The Auxiliary clock frequency is manually programmable.

1.3.4. Monitoring Signals connector

The monitoring signals are available on a boxed IDC 10 pin header connector with a regular pitch of $2.54 \text{ mm} (0.1^{\circ})$. The bottom pins are all connected to ground.

Pin	Signal	Direction	
1	Buffered SW clock	Out	
3	Buffered SW data	Out	
5	DATA DIFF	Out	9 0 0 0 0 0 1
7	TRIG 1 OUT	Out	
9	TRIG 2 OUT	Out	
210	Ground		

The buffered SoundWire clock signal is a copy of the captured SoundWire clock. It enables scope probing without disturbing the bus. The buffered SoundWire data signal is a copy of one of the 7 SoundWire data lines. The selected line is control through a script command or directly via the PC application.

The Data Diff signal is high every time there is a difference between the transmitted data and the captured data. It indicates where the DUT is writing or if there is a bus clash condition.

The TRIG 1 and TRIG 2 outputs are used to flag specific events happening on the bus. The Trig Out signals are controlled directly by a script command (to spot a specific part of the script) or by an internal event decoder that flags specific events (especially in sniffer mode). The event filter engine is controlled via the PC application.

The monitoring signals use the same signaling level as the GPI/PDM connector.

1.3.5. USB3 connector

The unit needs to be connected to a PC for operation. It does not work as a stand-alone piece of equipment. A USB3 port is required on the PC to properly operate the unit. No power is drawn from the USB3 port. The unit is self powered.

1.3.6. Power supply connector

The unit needs an external supply to operate. The typical supply voltage is 9V. The power consumption depends on many parameters. At a minimum, the unit will consume 1.5 W. If the display is set to maximum brightness and the FPGA is loaded with an IP running a maximum of gates at full speed, the power consumption can reach 5 W.

1.4. Hardware Operation

Connect the hardware unit to a USB3 port.

Power on the unit **before** launching the Protocol Analyzer software.


While the unit is waiting for the PC activation, the display will show a standby message asking for PC connection.

Once the Protocol Analyzer software has detected and configured the hardware, the display will show the main page, providing information about the system configuration and the various connector pin functions.

-0		= 0.000 MHz Not Used	Clock OL Ref=Inter	JT = 0.000 MHz nal Clock Level : 3.30 V
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	- TRIG IN - GPI 1 - GPI 3 - GPI 5 - I2C SCL	Mult GPI 0 GPI 2 GPI 4 GPI 6	i Purpose I/O Mode: GPI	BUF CLOCK BUF DATA 0 DATA DIFF TRIG OUT 1 TRIG OUT 2
ŏŏ	120 502	— I2C SDA		Level : 3.30 V
00000	– DATA 6 – DATA 4	So – DATA 5 – DATA 3	undWire I/O	
0000000	- DATA 2 - DATA 0	DATA 1	0 MHz	Bus Hold : OFF Level : 1.80 V

1.4.1. Multi Purpose I/O

By default, the multi-purpose IOs are configured as input pins. Their state is captured on every frames. When the audio hardware interface option is available, the pins can be configured as serial data lines and clock lines.



The operation mode is indicated as well as the bit and word clocks (from release 1.27 and upwards).

SoundWire Protocol Analyzer

1.4.2. SoundWire I/O

This part of the display shows the measured bus frequency, the status of the bus hold and the SoundWire signalling voltage. When activity is detected on a pin, the display shows a yellow circle in place of the corresponding pin (grey by default).


1.4.3. Clock I/O

The hardware can input a clock signal on a SMA RF connector and output a clock signal on another SMA RF connector.

The display shows the clock IO configuration and functions as well as the measured clocks.

1.5. Hardware Parameter Control

All of these parameters can be controlled by a script, when the tool is used as a traffic generator (see the ScriptBuilder user manual) or in real time by the hardware control panel of the analyser software.



2. SOFTWARE OPERATION


2.1. Installation

Double click on the installation software located on the USB memory stick.

It has a name in the form of LnK_SoundWire_Tools_XXX.exe.

Note that it's always a good practice to copy the latest software release on the provided USB memory stick.

Once the installation is finished, go to the windows menu Program (in the task bar) and select LnK SoundWire Tools.



- Make sure the HW unit is unplugged from any USB port of the PC.
- Run the Install HW driver application.
- In some cases, it might be required to install the Microsoft redistributable DLLs by running the VCredist application.
- Plug the USB license key (blue dongle) in any of the USB port of the host PC. Drivers installation is not required to operate the license dongle.
- Plug the hardware unit on a USB3 port (preferably) or a USB2 port.

The tools are ready for operation.

2.1. Software units

The tool uses 2 softwares:

- The SoundWire Protocol Analyzer & Traffic Generator. The present user manual is dedicated to this piece of software.
- The script editor (named ScriptBuilder) to generate XML scripts to be used by the Traffic Generator. ScriptBuilder also provide a very powerful capture post processing tool. Refer to the ScriptBuilder user manual for detailed explanation on the XML scripting tags.

2.2. Launching the Protocol Analyzer

Make sure that the license key is plugged on a USB port of the host PC. Launch the analyzer application.

As soon as the application is running, it will search for the hardware unit and configure it. As long as the hardware unit has not been detected and configured by the PC, its display will show a standby message asking for PC connection.

The HW status can be seen in the status bar at the bottom of the window. The hardware functions (like record and play) are greyed out if the hardware is not available.


SoundWire Analyzer Ver. 1.05	11-07-2015		
<u>File Help Debug</u>			
Configure REC	Analyzer	Script PLAY STOP	Views Script RAW MSG Trace RAW MSG DATA MONITOR
0.000.000 <			► 0.000.000.000
Data cfq Filter			
			*
	c HW	xx.x MHz	۲.

HW not present or non configured

SoundWire Analyzer Ver. 1.05 11-07-2015		
<u>File H</u> elp Debug		
Configure REC CLEAR LiveVi		
Presets Data cfg Filter		F 0.000000
 Hardware Init	G HW XXXX MHz Bus	Status 0x0000000, Sync3 0, Sync2 0, [0 x 0] rows/cols

HW detected and being configured

SoundWire Analyzer Ver.	1.05 11-07-2015			— — X
	REC CLEAR LiveView	Traffic Generator Script PLAY STOP	Vie Script RAW MSG Trace RAW MSG	DATA MONITOR
0.000.000 <				▶ 0.000.000.00
Data cfq Filter				
				C
	1	HW XX.X MHz	Bus Status 0x002f0002, Sync3 0, Sync2 (), [47 x 2] rows/cols



2.3. Load a script in the traffic generator

There are 2 ways to load a script in the traffic generator:

- Load an XML script from the traffic generator itself (though File menu or by pressing the Script button)
- Push it directly from the script editor (use CTRL+T or press the button **Send to TG** in the Finalize window).

Elie Help Configure REC CLEAR LiveView Script RAW MBG 0.000.000.000 - - - Trace RAW MSG DATA MONITOR 0.000.000.000 - - - - RAW MSG DATA MONITOR 0.000.000.000 - - - RAW MSG DATA MONITOR 0.000.000.000 - - - Receiver Address MSG DATA MONITOR 0.000.000.000 -<
Configure REC CLEAR LiveView Script PLAY StOP Script RAW MSG 0.000.000.000
Presets Data cfg Filter Script filename : C:\LnK\SoundWire\scripts\TestMag.xml Infisization Ffeetees Stript filename : C:\LnK\SoundWire\scripts\TestMag.xml Infisization Ffeetees Stript filename : C:\LnK\SoundWire\scripts\TestMag.xml Infisization Ffeetees StriptsSharp Ack ENMERATION Read Device Address Data Script SCP Script Scripts Frame EnvironsAddress Octoo.cos.cos.cos Ack ENVIREATION Read Device Address RegisterAddress Distore SCP_SCP_Devid_1 Vinon RegisterAddress Distore SCP_SCP_D
Initialization Frequency Busklok VCD output Training France Division Active Busklok VCD output Training Busklok VCD output Training France Division Ack ENMERATION Read Device Address RegisterAddress Dation SCP SCP SCP O (0x0) France 0.000.000.000 ns 48 rows x 2 cols Ack ENMERATION Read Device Address RegisterAddress Dation SCP SCP SCP O (0x0) France Timestamp France shape Ack ENMERATION Read Device Address RegisterAddress Dation SCP SCP Devid Namericlared Bisson 0.000.050.000 ns 48 rows x 2 cols Ack ENMERATION Read Device Address RegisterAddress Dation SCP SCP Devide Address Dation SCP SCP Devide Address Dation O (0x0) O (0x0) Divice Address Dation SCP SCP Devide Address Dation Divice Address
France Tritestamp France Device Address Register/Address Data SCP SCP_Devid_0 Tritestamp 0 0.000.000.000 ns 48 rows x 2 cols ACK ENUMERATION Road Device Address Bala SCP_SCP_Devid_0 Tritestamp 1 0.000.000 ns 48 rows x 2 cols ACK ENUMERATION Road Device Address Register/Address Data SCP_SCP_Devid_0 Visualisationed Bission 1 0.000.010.000 ns 48 rows x 2 cols ACK ENUMERATION Road Device Address Register/Address Data SCP_SCP_Devid_0 Visualisationed Bission 2 0.000.010.000 ns 48 rows x 2 cols ACK ENUMERATION Read Device Address Register/Address Data SCP_SCP_Devid_2 Visualisationed Bission 3 0.000.010.000 ns 48 rows x 2 cols ACK ENUMERATION Read Device Address Data SCP_SCP_Devid_3 Edits 10.0 3 0.000.015.000 ns 48 rows x 2 cols ACK ENUMERATION Read D
1 0.000.005.000 ns 48 rows x 2 cols ///K 0 (0x0) 0 (0x0) 77 Generic 0x00 0 (0x0) Frane Tmestamp Frane shape ACK ENUMERATION Read Device Address Register/Address Data SCP SCP bevid 2 Venuerchurch Leb 2 0.000.101.000 ns 48 rows x 2 cols ACK ENUMERATION Read Device Address Register/Address Data SCP SCP bevid 2 Venuerchurch Leb 0
2 0.000.010.000 ns 48 rows x 2 cols 0 (0x0) 0x0052 ?? Generic 0x000 0 (0x0) Frame 0.000.015.000 ns 48 rows x 2 cols ACK ENUMERATION Read Dev/ce.Address RoditArdsess Data SCP_ Ev/d_3 Francisco (0x0) Frame Timestamp Frame shape ACK ENUMERATION Read Dev/ce.Address RoditArdsess Data SCP_ Ev/d_4 Fraining (0x0) 0 (0x0) 0 (0x0 0) ns 48 rows x 2 cols ACK ENUMERATION Read Dev/ce.Address RoditArdsess Data SCP_ Ev/d_4 Fraining (0x0) 6 000.022.000 ns 48 rows x 2 cols ACK ENUMERATION Read Dev/ce.Address RoditArdsess Data SCP_ Ev/d_4 Fraining (0x0) 5 0 000 025 000 ns 48 rows x 2 cols ACK ENUMERATION Read Dev/ce.Address Rogitar:Address Data SCP_ Ev/d_4 Fraining (0x0) Frai
France Tritestamp France shape ACK ENUNERATION Read Device Address RegisterAddress Data SCP SCP_Devid_4 Folia is is 6 0.000.020.000 ns 48 rows x 2 cols ACK ENUNERATION Read Device Address RegisterAddress Data SCP SCP_Devid_4 Folia is is 7 Tritestamp France shape ACK ENUNERATION Read Device Address RegisterAddress Data SCP SCP_Devid_4 Folia is is 6 0.000.025.000 ns 48 rows x 2 cols ACK ENUNERATION Read Device Address RegisterAddress Data SCP SCP_Devid_5 Cruss 7 Generic 0.000.025.000 ns 48 rows x 2 cols ACK ENUNERATION Write Device Address RegisterAddress Data SCP SCP_DevNumber Device Number
5 0 000.025.000 ns 48 rows x 2 cols
6 0,000,030,000 ns 48 rows x 2 cols 0 (0x0) 0x0046 0x01 Generic 0x01 1 (0x1) 0 (0x0)
Frame Timestamp Frame Enumeration Read Device Address Register Address Data SCP SCP_Devid_0 Immuno 1 7 0.000.035.000 ns 48 rows x 2 cols Ack ENUMERATION Read Device Address 0x0050 ?? Generic 0x000 0 (0x0)
Frame Tritestamp Frame Share ENUMERATION Read Device Address RegisterAddress Data SCP SCP Devid Manufacturetid History 0 000.040.000 ns 48 rows x 2 cols ACK ENUMERATION 0 (0x0)
Frame Trinestamp Frame shape ACK ENUMERATION Read Davice Address Data SCP SCP point 2 Manifestment lability 9 0.000.045.000 ns 48 rows x 2 cobs ACK ENUMERATION Read Davice Address Data SCP SCP point 0(0x0) 0(0x0) Frame Trinestamp Frame shape ACK ENUMERATION Read Davice Address Data SCP SCP_Devid_2 Manifestment lability
10 0.000.050.000 ns 148 rows x 2 cols 0.000 0.000.050 ?? Generic 0x00 0.000.050 France 11 Trimestamp 0.000.055.000 ns 148 rows x 2 cols ENUMERATION ACK Read Development 0.000.055.000 SCP SCP_Devid_4 Ferrit 141 0.000.055.000 ns 148 rows x 2 cols ACK ENUMERATION 0.000.055.0005.4 7? Generic 0x00 0.000.055.000 0.000.055
Frame Triestamp Frame shape ACK ENUMERATION Road Device Address RegisterAddress Data SCP SCP Devid S Class 12 0.000.060.000 ns 48 rows x 2 cols ACK ENUMERATION Road Device Address 0 (0x0) SCP SCP Devid 5 Class
France Timestamp France shape ACK ENUMERATION Write Device Address Data SCP SCP eV/uniter Device Number Group id 13 000.0055.000 ns 49 rows x 2 obs ACK ENUMERATION Virite Device Address Data SCP SCP Deviumber Device Number Group id France Timestamp France shape ACK ENUMERATION Read Device Address Data SCP SCP_Devid_0 0(0x0)
14 0.000.070.000 ns 148 rows x 2 osb 0.00 0 (0x0) 77 Generic 0x00 0 (0x0) France Tritestamp France shape ACK ENUMERATION Read Device Screen shape Screen shape Screen shape O (0x0) Screen shape Generic 0x00 0 (0x0) 15 0.000.075.000 ns 148 rows x 2 osb ACK ENUMERATION O (0x0) 0 (0x0) Screen shape 0 (0x0)
Frame Timestamp Frame ENUMERATION Read Device Address Data SCP SCP Devid 2 Manufacturentel Leb 16 0.000.080.000 ns 48 rows x 2 cols ACK ENUMERATION Read 0 (0x0)
Frame Trimestamp Frame shape ACK ENUMERATION Read Device Address Data SCP SCP_Point Genetic October 17 0.000.005.000 ns 48 rows x 2 cobs 0 (0x0) 0 (0x0) 0 (0x0) 0 (0x0) 7? Genetic 0 (0x0) 0 (0x0) Frame Timestamp Frame shape ACK ENUMERATION Read Device Address Data SCP SCP_Devid_3 Ferditistic
18 0.000.090.000 ns 148 rows x 2 cols 0.0x 0 (0x0) 0 (0x0) 0 (0x0) Generic 0x000 0 (0x0) France Tricestomp France shape ACK ENUMERATION Read Dece Address Register Address Data SCP SCP DecHd 5 Criss 19 0.000 055 000 ns 48 rows x 2 cols ACK Dida Dida SCP SCP DecHd 5 Criss 0 (0x0) 0 (0x0) 0 (0x0) Criss 0 (0x0) Criss 0 (0x0) 0 (0x0) Criss Criss 0 (0x0) Criss 0 (0x0) 0 (0x0) Criss Criss Criss Criss Criss Criss Criss Criss Criss Cris Criss
Frame Tmestamp Frame shape ACK ENUMERATION Write Device Address Data SCP SCP DevNumber Device Number Group Id 20 0.000.100.000 ns 48 rows x 2 cols ACK ENUMERATION Write Device Address 0.000.100.000 ns 3 (0x3) 0 (0x0)
Frame Trestamp Frame shape ACK DATA Write Device Address Data Data Data Port Four Mode Port Four Mode

The script content is shown in the main analyzer window.

2.4. Play and record a script

e <u>H</u> elp Confi	Debug	11-07-2015 - CALnK nalyzer STOP Liv	veView]	Scri	Traffic Gen	erator				SG DAT	A MONIT	R	-				, _	0.000.972.398
Presets Data cfo Filter	-																	
Script filename : C:\LDX\SoundWire\scripts\MultiShape.xml																		
10	Imestamo	Frame shape	$ \square$	Ping	Dus REQ B	US REL	Slave 0	Slave 1	Slave 2	Slave 3	Slave 4	Slave 5	Slave 6	Slave 7	Slave 8	Slave 9	Slave 10	Slave 11
0, 1/10 Frame	0.000.000.000 ns	48 rows x 2 cols Frame shape	KCK	Ping	0 Bus REQ B	0 US REL	Not_Present Slave 0	Not_Present Slave 1	Not_Present Slave 2	Not_Present Slave 3	Not_Present Slave 4	Not_Present Slave 5	Not_Present Slave 6	Not_Present Slave 7	Not_Present Slave 8	Not_Present Slave 9	Not_Present Slave 10	Not_Present Slave 11
1, 2/10	0.000.003.905 ns	48 rows x 2 cols	KCK		0	0	Not_Present	Not_Present	Not_Present	Not_Present	Not_Present	Not_Present	Not_Present	Not_Present	Not_Present	Not_Present	Not_Present	Not_Present
Frame 2, 3/10	Timestamp 0.000.007.812 ns	Frame shape 48 rows x 2 cols	KCK	Ping	Bus REQ B	US REL 0	Slave 0 Not_Present	Slave 1 Not_Present	Slave 2 Not_Present	Slave 3 Not_Present	Slave 4 Not_Present	Slave 5 Not_Present	Slave 6 Not_Present	Slave 7 Not_Present	Slave 8 Not_Present	Slave 9 Not_Present	Slave 10 Not_Present	Slave 11 Not_Present
Frame , 4/10	Timestamp 0.000.011.718 ns	Frame shape 48 rows x 2 cols	(кск)	Ping	Bus REQ B	US REL	Slave 0 Not: Present	Slave 1 Not. Present	Slave 2 Not_Present	Slave 3 Not_Present	Slave 4 Not_Present	Slave 5 Not: Present	Slave 6 Not. Present	Slave 7 Not: Present	Slave 8 Not. Present	Slave 9 Not: Present	Slave 10 Not. Present	Slave 11 Not Present
Frame	Timestamp 0.000.015.624 ns	Frame shape 48 rows x 2 cols	ACK]	Ping	Bus REQ B	us REL	Slave 0 Not Present	Slave 1 Not Present	Slave 2 Not Present	Slave 3 Not Present	Stave 4 Not Present	Slave 5 Not Present	Slave 6 Not Present	Slave 7 Not Present	Slave 8 Not Present	Slave 9 Not Present	Slave 10 Not Present	Slave 11 Not Present
Frame	Timestamp	Frame shape	(ACK	Ping	Bus REQ B	us REL	Slave 0	Slave 1	Slave 2	Stave 3	Slave 4	Slave 5	Slave 6	Slave 7	Slave 8	Slave 9	Slave 10	Slave 11
, 6/10 Frame	0.000.019.530 ns Trrrestamp	48 rows x 2 cols Frame shape	KCK	Ping	Bus REQ B	0 US REL	Not_Present Slave 0	Not_Present Slave 1	Not_Present Stave 2	Not_Present Slave 3	Not_Present Slave 4	Not_Present Slave 5	Not_Present Slave 6	Not_Present Slave 7	Not_Present Slave 8	Not_Present Slave 9	Not_Present Slave 10	Not_Present Slave 11
7/10 Frame	0.000.023.436 ns	48 rows x 2 cols Frame shape	\ge	Ping	0 Bus REO B	0	Not_Present Slave 0	Not_Present Slave 1	Not_Present Stave 2	Not_Present Shave 3	Not_Present Slave 4	Not_Present Slave 5	Not_Present Slave 6	Not_Present Slave 7	Not_Present Slave 8	Not_Present Slave 9	Not_Present Slave 10	Not_Present Slave 11
, 8/10	0.000.027.342 ns	48 rows x 2 cols	ACK		0	0 UIS REL	Not Present	Not Present	Not Present	Not_Present	Not_Present	Not_Present	Not Present	Not_Present	Not_Present	Not_Present	Not_Present	Not_Present
Frame , sv10	Timestamp 0.000.031.248 ns	Frame shape 48 rows x 2 cols	ACK	Ping	DUE REU D	0 O	Slave 0 Not_Present	Slave 1 Not_Present	Slave 2 Not_Present	Slave 3 Not_Present	Slave 4 Not_Present	Slave 5 Not_Present	Slave 6 Not_Present	Slave 7 Not_Present	Slave 8 Not_Present	Slave 9 Not_Present	Slave 10 Not_Present	Slave 11 Not_Present
Frame 8, 10/10	Timestamp 0.000.035.154 ns	Frame shape 48 rows x 2 cols	ACK	Ping	Bus REQ 0	Bus REL 0	Slave 0 Not_Present	Slave 1 Not_Present	Slave 2 Not_Present	Slave 3 Not_Present	Slave 4 Not_Present	Slave 5 Not_Present	Slave 6 Not_Present	Slave 7 Not_Present	Slave 8 Not_Present	Slave 9 Not_Present	Slave 10 Not_Present	Slave 11 Not_Present
10 EPEAT	Tinestamp 0.000.039.060 ns	Frame shape 48 rows x 2 cols	ACK	BANKS			æ Address 5 (0xf)	Register Addrees 0x0060	e Dala 0x02	SCP SCP Bank 0	_FrameCtrl C 0x02	2 (0x2)	Row Control 0 (0x0)					
Frame	Timestamp	Frame shape	ACK	Ping	o de me a	Bus REL	Slave 0	Slave 1	Slave 2	Slave 3	Slave 4	Slave 5	Slave 6	Slave 7	Slave 8	Slave 9	Slave 10	Slave 11
1, 1/10 Frame	0.000.042.966 ns Timestamp	Frame shape	ACK	Ping	DUG NEG	0 Bus REL	Not_Present Slave 0	Not_Present Slave 1	Not_Present Slave 2	Slave 3	Slave 4	Slave 5	Not_Present Slave 6	Not_Present Slave 7	Not_Present Slave 8	Not_Present Slave 9	Not_Present Slave 10	Not_Present Slave 11
2, 2/10 Frame	0.000.054.684 ns	48 rows x 6 cols Frame shape		Ping	0 Bus RED	0 Bua REL	Not_Present Slave 0	Not_Present Slave 1	Not_Present Slave 2	Not_Present Slave 3	Not_Present Slave 4	Not_Present Slave 5	Not_Present Slave 6	Not_Present Slave 7	Not_Present Slave 8	Not_Present Slave 9	Not_Present Slave 10	Not_Present Slave 11
3, 3/10	0.000.068.402 ns	48 rows x 6 cols	ACK		0	0 Bug DEL	Not_Present	Not_Present	Not_Present	Not_Present	Not_Present	Not_Present	Not_Present	Not_Present	Not_Present	Not_Present	Not_Present	Not_Present
Frame 4, 4/10	Timestamp 0.000.078.120 ns	Frame shape 48 rows x 6 cols	ACK	Ping	0	0	Slave 0 Not_Present	Slave 1 Not_Present	Slave 2 Not_Present	Slave 3 Not_Present	Slave 4 Not_Present	Slave 5 Not_Present	Slave 6 Not_Present	Slave 7 Not_Present	Slave 8 Not_Present	Slave 9 Not_Present	Slave 10 Not_Present	Slave 11 Not_Present
Frame 5, 5/10	Timestamp 0.000.089.838 ns	Frame shape 48 rows x 6 cols	ACK	Ping	Bus REQ 0	Bua REL 0	Slave 0 Not_Present	Slave 1 Not_Present	Slave 2 Not_Present	Slave 3 Not_Present	Slave 4 Not_Present	Slave 5 Not_Present	Slave 6 Not_Present	Slave 7 Not_Present	Slave 8 Not_Present	Slave 9 Not_Present	Slave 10 Not_Present	Slave 11 Not_Present
Frame 6. 6/10	Timestamp 0.000.101.558 ns	Frame shape 48 rows x 6 cols	ACK	Ping	Bus RED	Bua REL	Slave 0 Not_Present	Slave 1 Not_Present	Slave 2 Not_Present	Slave 3 Not_Present	Slave 4 Not_Present	Slave 5 Not_Present	Slave 6 Not_Present	Slave 7 Not_Present	Slave 8 Not_Present	Slave 9 Not_Present	Sleve 10 Not_Present	Sleve 11 Not_Present
Frame	Timestamp	Frame shape	ACK	Ping	Bus REO	Bua REL	Slave 0	Slave 1	Slave 2	Slave 3	Slave 4	Slave 5	Siave 6	Slave 7	Siave 8	Slave 9	Slave 10	Slave 11
7. 7/10	0.000.113.214 //6	II do towe x o cole		<u> </u>	0	0	Not_Present	Not_Present	Not_Present	Not_Present	Not_Present	Not_Present	Not_Present	Not_Present	Not_Present	Not_Present	Not_Present	Not_Present

First press the **REC** button. Once pressed, it is greyed out. The analyzer is waiting for any clock activity on SoundWire to start the recording process. It's possible to stop the recording at any moment by pressing the **STOP** button besides the **REC** button. The amount of recorded data is shown in the status bar, on the bottom left side of the window. The maximum record size is now limited to 500 MB to prevent internal database files exceeding 4GB.

Then, press the **PLAY** button of the Traffic Generator to stream out the script. Once the script has been executed, press the **STOP** button of the analyzer to start the decoding of the recorded stream.

2.4.1. Recording options

File -> Preferences

Preferences
Analyzer
Automatic STOP RECORDING settings:
after time 0 in mins 0 in secs
when file size reaches 200 MByte
OK Cancel Help

Recording can be limited by defining a maximum time period or by a certain maximum file length. This is useful when recording is started due to a trigger event so only the relevant trace is being recorded and avoiding unnecessary long processing time and large files.

The REC button will have a '*' added **REC*** when a limiting option is enabled.

2.4.2. Full recording mode

Full Recording is capturing all the bits from the bus and is able to reconstruct the complete trace and decoding and extracting all audio data.

This mode is consuming a lot of disk space and decoding time but gives the most detail.

While recording, the Live View is combined, so all relevant messages are shown on the screen while happening on the bus.

2.4.3. Live View


Live view is a monitor of all relevant messages captured from the bus. This mode is not capturing all the data bits from the bus thus it is not possible to reconstruct any audio data.

But the capturing of the messages is allowing to build up the configuration and show all detected data port and device configurations.

3. Stream analysis

The protocol analyzer software offers various levels of reading of the captured SoundWire bit stream.

3.1.1. Message View



- **Exploded**. Each message is decoded at the bit level and displayed as such.

Fran 33		Timestamp 00.290.911 r		ntrol Word x70 0xb1 0x03 0xe5	PREQ Static Syr 0 0x0b1	Dynamic Sync 12 (0xc)		Opcode PAR NAH 3 Write 1 0	ACK 1			
0	ACK BANK SWITCH -> 1 Write Device Address Data 15 (0xf) 0x0070 0x07											
	PREQ 0	Opcode 011	Device Address	Register Address	01110000	Static Sync 10110001	Phy sync O	Data 00000111	Dynamic Sync 1100	Parity NAK	АСК	

- Synthetic. The messages are decoded and shown in a list.

[Frame] Timestamp 3 0.000.173.307 ns	Control Word 0x20 0x00 0x50 0xb1 0x00 0x61	PREQ Static Sync Dynamic Sync PHY sync Opcode PAR NAK ACK 0 0x0b1 12 (0xc) 0 2 Read 0 0 1
		Device Address RegisterAddress Data SCP SCP_Devid_0 Unique ID 0 (0x0) 0x0050 0x00 0x00 0 (0x0) 0 (0x0)
[Frame] 4 Timestamp 0.000.177.216 ns	Control Word 0x20 0x00 0x51 0xb1 0x00 0x41	PREQ Static Sync Dynamic Sync PHY sync Opcode PAR NAK ACK 0 0x0b1 8 (0x8) 0 2 Read 0 0 1
		Device Address RegisterAddress Data SCP SCP_Devid_1 Manufacturerid Mab 0 (0x0) 0x0051 0x00 0x00 0 (0x0)
[Frame] Timestamp 5 0.000.181.124 ns	Control Word 0x20 0x00 0x52 0xb1 0x00 0x09	PREQ Static Sync Dynamic Sync PHY sync Opcode PAR NAK ACK 0 0x0b1 1 (0x1) 0 2 Read 0 0 1
		Device Address RegisterAddress Data SCP SCP_Devid_2 Manufacturerid Lsb 0 (0x0) 0x0052 0x00 0x00 0 (0x0) 0 (0x0)

- **Application**. The frame information is hidden and messages only show the relevant information to understand the message flow.

[Frame]	Timestamp	ACK	ENUMERATION	Read	DA	SCP	SCP_Devid_0	Unique ID
3	0.000.173.307 ns				0	Generic	0x00	0 (0x0)
[Frame]	Timestamp	ACK	ENUMERATION	Read	DA	SCP	SCP_Devid_1	Manufacturerid Msb
4	0.000.177.216 ns	ر <u>س</u>			0	Generic	0x00	0 (0x0)
[Frame]	Timestamp	ACK	ENUMERATION	Read	DA	SCP	SCP_Devid_2	Manufacturerid Lsb
5	0.000.181.124 ns			\square	0	Generic	0x00	0 (0x0)

- **Errors**. All frames that are obtaining errors are listed here. That is easy to navigate to a certain error and then switch back to a more generic view such as Application view.

				_															
Frame	Timestamp	Static Sync	Dynamic Sync	NOPE	Ping	Bus REQ	Bus REL		Slave 1					Slave 6					Slave 11
155455	0.627.150.232 ns			HORE		0	0	Not_Present	Not_Present	Not_Present	Not_Present	Not_Present	Not_Presen	t Not_Presen	t Not_Prese	nt Not_Prese	nt Not_Pres	ent Alert	Not_Present
Frame	Timestamp	Static Sync	Dynamic Sync.	HORE	Ping	Bus REQ	Bus REL	Slave 0	Slave 1	Slave 2	Slave 3	Slave 4 5	Slave 5	Slave 6	Slave 7	Slave 8	Slave 9	Slave 10	Slave 11
155456	0.627.154.141 ns			- SAE		0	0	Not_Present	Not_Present	Not_Present	Not_Present	Alert Not	Present No	t_Present No	Present N	ot_Present N	lot_Present	Not_Present	Not_Present

- Enumeration. Here all enumeration related events are shown.

CESET Timestamp BUS F	RESET
Frame Timestamp BANK SWITCH	Slaves 0 1 2 3 4 5 6 7 8 9 10 11 Slaves 0 1 2 3 4 5 6 7 8 9 10 11
135 0.000.750.374 ns> 1	Bank 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Frame Timestamp BANK SWITCH	Slaves 0 1 2 3 4 5 6 7 8 9 10 11 Slaves 0 1 2 3 4 5 6 7 8 9 10 11
159 0.001.015.403 ns> 0	Bank 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Frame Timestamp Ping Coop	Staves 0 1 2 3 4 5 6 7 8 9 10 11 Slaves 0 1 2 3 4 5 6 7 8 9 10 11
161 0.001.038.091 ns	Bank 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

- Bank/SSP. Only Bank switching and SSP related events are shown.

RESET Timestamp 0.000.000.000 ns	В	US RESE	Т					
[Frame] Timestamp	NORE)	Ping	Bus REQ Bus RE		Slave 1	Slave 2	Slave 3
4 0.017.011.871 ns)		0 0	Attached_OK		Not_Present	Not_Present 1
Frame Timestamp	ACK	ENUMERATION	Read	Device Address	RegisterAddress			
21 0.023.390.721 ns	\leq			0 (0x0)	0x0050	0x01		
Frame Timestamp	(ACK)	ENUMERATION	Read	Device Address	RegisterAddress			
22 0.023.765.719 ns	\subseteq			0 (0x0)	0x0051	0x01		
Frame Timestamp	(ACK)	ENUMERATION	Read	Device Address	RegisterAddress	Data		
23 0.024.140.728 ns	\subseteq			0 (0x0)	0x0052	0xc1		
Frame Timestamp	(ACK)	ENUMERATION	Read	Device Address	RegisterAddress	Data		
24 0.024.515.727 ns	\subseteq			0 (0x0)	0x0053	0x12		
Frame Timestamp		ENUMERATION	Read	Device Address	RegisterAddress	Data		
25 0.024.890.725 ns				0 (0x0)	0x0054	0x34		
Frame Timestamp	ACK	ENUMERATION	Read	Device Address	RegisterAddress	Data		
26 0.025.265.724 ns				0 (0x0)	0x0055	0x00		
Frame Timestamp	ACK	ENUMERATION	Write	Device Address	RegisterAddress	Data		
27 0.025.640.733 ns				0 (0x0)	0x0046	0x02		
Frame Timestamp	NORE		Ping	Bus REQ Bus RE	Slave 0	Slave 1	Slave 2	Slave 3
28 0.026.015.731 ns				0 0	Attached_OK	Not_Present	Attached_OK	Not_Present

- Interrupt. Only interrupt related events are shown.


	Write	DA Data Port 0	DP0_IntMask	Test Fail	Port Ready	BRA failure	Imp-Def1	Imp-Def2	Imp-Def3
98 0.052.265.847 ns PORT 0		3 Generic	0xab	1 (0x1)	1 (0x1)	0 (0x0)	1 (0x1)	0 (0x0)	1 (0x1)
Frame Timestamp DATA	Read	DA Data Port 0	DP0_IntMask	Test Fail	Port Ready	BRA failure	Imp-Def1	Imp-Def2	Imp-Def3
102 0.053.765.852 ns		3 Generic	0x00	0 (0x0)	0 (0x0)	0 (0x0)	0 (0x0)	0 (0x0)	0 (0x0)
Frame Timestamp Static Sync Dynamic Sync	NORE Ping Slave	re 10							
155455 0.627.150.232 ns	Ale	ert							
Frame Timestamp Static Sync Dynamic Sync	NORE Ping Slave	ve 4							
155456 0.627.154.141 ns	Ale	ert							

- Search. This is a text based search with the following keywords or combinations: write, read, ping, da=1, da=0x1, ra=304, ra=0x0130, data=3, data=0x03, ack=1, nak=0, bank, ssp, slavestatus=changed, preq, reset, error, bus_reset

	xploded Detailed Errors Enumeration		lication Sear	ch da=1		Start	
Frame Timestamp 110 0.000.644.085 ns	ACK DATA PORT 1	Write	Device Address 1 (0x1)	RegisterAddress 0x0103	Data Data Port 1 0x1f Generic	DPxx_BlockCtrl1 0x1f	Word Length 31 (0x1f)
Frame 111 Timestamp 0.000.648.350 ns	NORE DATA PORT 1	Write	Device Address 1 (0x1)	RegisterAddress 0x0131	Data Data Port ' 0x00 Bank 1	DPxx_BlockCtrl2 0x00	Block Group Control 0 (0x0)
Frame Timestamp 0.000.652.596 ns	ACK DATA PORT 1	Write	Device Address 1 (0x1)	RegisterAddress 0x0132	Data Data Port 1 0xff Bank 1	DPxx_SampleCtrl1 0xff	Sample Interval Low 255 (0xff)
113 0.000.656.852 ns	ACK PORT 1	Write	Device Address 1 (0x1)	RegisterAddress 0x0133	Data Data Port 1 0x01 Bank 1	0x01	1 (0x1)
114 0.000.661.098 ns	ACK PORT 1	Write	Device Address 1 (0x1)	RegisterAddress 0x0134	Data Data Port ' 0x00 Bank 1	0x00	Offset1 0 (0x0)
Frame Timestamp 0.000.665.344 ns	ACK DATA PORT 1	Write	Device Address 1 (0x1)	RegisterAddress 0x0135	Data Data Port 1 0x00 Bank 1	DPxx_OffsetCtrl2 0x00	0 (0x0)


3.1.2. RAW View

The Raw View shows the frame shape and the content of every BitSlot. The BitSlots belonging to data stream are highlighted with different colors. The frame information and Control Word are shown for every frame. The unused bit slots are written in white. The configured bit slot from data channels are written in black with a color background representing there port. The first column contains the control word. If bit slots with a '1' value are detected in unconfigured data space they are coloured red to flag an error.



3.1.3. DATA View

The main purpose of the DATA View to to show the configuration and content of the different data streams active on the SoundWire bus at a given moment in time.



Up to 7 configured data ports are mapped onto the data port selection buttons together with a user "Data Config" button. If there are more than 7 configured data ports they are selectable through the listbox above every port button.

	Overview	Data D	Cfg ata Cfg		ev 1 Port Dev 1 Po		Dev 2 F	Port 1 2 Port 1		3 Port 1 ev 3 Port		Dev 3 Por Dev 3 P			L Port 1 11 Port 1								
, Data Cfg	Frame 942	1133	1024» 1147	1161	1175	1189	1203	1217	1231	1245	1259	1273	1287	1301	1315	1329	1343	1357	1371	1385	1399	1413	1427
Dev 1 Port 1						1		-							1		_						
Dev 2 Port 1																							
Dev 3 Port 1																							
																1.0							
Dev 3 Port 2	-																						
Dev 11 Port 1		-																					
	i i																						

Display options:

512x	All None	e ch 1 ch 2 ch 3 ch	4 ch 5 ch 6 ch 7 ch 8	SSP Bank Config Frame Shape	GPI IntLastAccessed 🔻
------	----------	---------------------	-----------------------	-----------------------------	-----------------------

- Time zoom factor: 1x 32768x
- Channel selection: All, None, all available channels
- SSP: Stream Synchronisation Point indicated by a blue dot
- Bank: the current selected Bank alternating background of black and white with the value of the bank
- Config: A yellow dot show a write operation to the SCP or Data port registers
- Frame Shape: Shows the frame shape on an alternating background color. ex 2x48
- GPI: General Purpose Inputs are shows as defined in the GPI config. As 1 line or as a bus.
- A system or data port register values are displayed over the time line

3.1.4. Info notebook

There is a Info notebook at the bottom of the views. Default it is hidden.

Hide Statistics Memory Component Ports Port Properties Samples Registers Streams	Hide	Statistics	Memory	Component	Ports	Port Properties	Samples	Registers	Streams
--	------	------------	--------	-----------	-------	-----------------	---------	-----------	---------

1. Statistics

This page shows an overview of message and bus events as seen at the end of the recording.

	Number		Write	Read	NAK	ACK	No Respon	-
Lost Frames	7	Total	128	24	0	153	0	
Frames	183376	Slave 0	4	24	0	28	0	
Sync lost		Slave 1	26	0	0	26	0	
Paritiy error		Slave 2	22	0	0	22	0	
Ping	183226	Slave 3	47	0	0	47	0	
Invalid Opcode		Slave 4	0	0	0	0	0	
		Slave 5	0	0	0	0	0	
		Slave 6	0	0	0	0	0	Ξ
		Slave 7	0	0	0	0	0	
		Slave 8	0	0	0	0	0	
		Slave 9	0	0	0	0	0	
		Slave 10	0	0	0	0	0	
		Slave 11	23	0	0	23	0	
		Group ID 12	0	0	0	0	0	
		Group ID 13	0	0	0	0	0	
		Monitor	0	0	0	0	0	
		Broadcast	4	0	0	7	183223	٠

2. Memory Inspector

The memory inspector has two modes. The RAW mode which is showing the register values in Hex for the last read in green and last write operation in blue separately. The last action is drawn in bold. Note that this values are taken out of the read and write messages on he bus which is not a guarantee that the register is still containing the indicated values.

A general memory map shows the complete 64K range and also the different data port and system area are selectable together with eventual define regions of specific devices. See component editor of script builder,

RAW mode:

lemory	inspe	ctor		RAW	▼ 0. De	evice 0			▼ Ge	neral map)		•	Address	range [0	x0000 -	0xFFFF
Address	0x0 Rd Wr	0x1 Rd Wr	0x2 Rd Wr	0x3 Rd Wr	0x4 Rd Wr	0x5 Rd Wr	0x6 Rd Wr	0x7 Rd Wr	0x8 Rd Wr	0x9 Rd Wr	0xA Rd Wr	0xB Rd Wr	0xC Rd Wr	0xD Rd Wr	0xE Rd Wr	0xF Rd Wr	
0x0000																	
0x0010																	
0x0020		1	1	1		1									[
0x0030																	
0x0040							0x0B										
0x0050	0xA1	0xB2	0xC3	0xD4	0xE5	0xF6											
0x0060																	
0x0070																	
0×0080																	
0x0090																	
0x00x0																	
0×00B0																	
0x00C0																	
0x00D0		Í.	Í.	Í.										1			
0x00E0																	
0x00F0																	-

Hide Statistics Memory Component Ports Port Properties Samples Registers Streams

Decoded mode indicates the name of the register and has all the bit fields explained as written in the SoundWire specification so it is clear what was written to or read from that register.

Address Name Hex bit 7 bit 6 bit 5 bit 4 Rd Wr Rd </th <th>4 bit 3</th> <th></th> <th></th> <th></th>	4 bit 3			
		bit 2 Rd Wr		bit 0 Rd Wr
0x0100 DPxx_IntStat/Clear Generic DP 1 Imp-Def3 Imp-Def2 Imp-Def1 -			Port Ready	Test Fail
0x0101 DPxx_IntMask Generic DP 1 Imp-Def3 Imp-Def2 Imp-Def1 -			Port Ready	Test Fail
0x0102 DPxx_PortCtrl 0x00 0 0 0 Generic DP 1 - Port Direction Next	0 0 ext Invert Blank Port Data Mode	0	0 Port Flow Mode	0
0x0103 DPxx_BlockCtrl1 0x00 0 0 0 Generic DP 1 Word Length	0 0	0	0	0
0x0104 DPxx_Prepare_Status Generic DP 1 NotFinish ch8 NotFinish ch7 NotFinish ch8 NotF	tFinish oh5 NotFinish oh4	NotFinish oh3	NotFinish oh2	NotFinish ch1
0x0105 DPxx_Prepare_Ctrl 0x00 0 0 0 Generic DP 1 Prepare ch8 Prepare ch7 Prepare ch8 Prep	0 0 epare ch5 Prepare ch4	0 Prepare ch3	0 Prepare ch2	0 Prepare ch1
0x0106 Reserved Generic DP 1		-	-	
0x0107 Reserved Generic DP 1			-	
0x0108 Reserved Generic DP 1		-	-	
0x0109 Reserved Generic DP 1	-			

When A component has defined in the component library (via script builder or xml) then specific regions are added to the choice list.

Memor	y inspector	4 0	Decoded	▼[1. L	nK Amp				 Amp Registers set 1 	-	Address ra	ange (0x	0007 -	0x0014]
Address	Name		Hex Rd Wr	bit Rd		bit 6 Rd	Wr	bit 5 Rd V	Amp Registers set 1 Vr Amp Registers set 2	_	bit1 /r Rd		bit0 Rd Vi	/r
0x0007	Reserved Generic DP 0								General map Control - Data 0 port					^
8000x0	Reserved Generic DP 0								Data port 1 Data port 2					
0x0009	Reserved Generic DP 0								Data port 3					
0x000a	Reserved Generic DP 0								Data port 4 Data port 5		-			=
0x000b	Reserved Generic DP 0			-					Data port 6 Data port 7					
0x000c	Reserved Generic DP 0			-		-		-	Data port 8 Data port 9					
0x000d	Reserved Generic DP 0			-		-		-	Data port 10					
0x000e	Reserved Generic DP 0			-		-		-	Data port 11 Data port 12					
0x000f	Reserved Generic DP 0			-		-		-	Data port 13 Data port 14					
0x0010	Reserved Generic DP 0			-				-						-
lide St	atistics Memory	Componer	nt Ports	Port P	roperties	Samp	les	Registers	Streams					

3. Device Mapping

The software can detect the different devices on the bus and displays them with the enumeration information and data port use. Enabled data ports are indicated and if data ports have the same configuration, they will be connected together. This option is very handy during the live view and so a device map with data port activity will be up to date on what is happening on the bus. If a full recording has been done or a *.swa or an *.fvf has been loaded, the content is dynamically updated according to the position of the time line cursor.

MASTER	Hanufact.: 01c1 Product : 0001 Unique id: 00	02ba 2 Manufact: 02ba Product : 1224 Unique id: 00	Cdef 3 Manufact.: cdef Product : 9876 Unique id: 00	4 Not Touched	Not Touched
	LnK Amp	Test Microphone	Bluetooth IF		
	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14	0 1 2 3 4 5 6 7 8 9 1011 121314		
	T		T		
					0 1 2 3 4 5 6 7 8 9 1011 12 13 14
					Audio Codec
Not Touched	Not Touched	Not Touched	Not Touched	Not Touched	Manufact.: b2c3
Not Touched	Not Touched	Not Touched	Not Touched	Not Touched	Manufact.: b2c3 Product : d4e5
Not Touched	Not Touched	Not Touched	Not Touched	Not Touched	Manufact.: b2c3

4. Ports Mapping

In this page are all the detected data ports. If the data port is not enabled it is displayed with a thin circle and when it is enabled, it is indicated by a thick circle. If data ports have the same configuration they are drawn as connected. If a full recording has been done or a *.swa or an *.fvf has been loaded, the content is dynamically updated according to the position of the time line cursor. When the analyser is in live view, the page is showing the current situation of the bus.

Port	s mapping	I	Device 2 p	ort 1				
		Device	1 port 1	De	vice 3 port 1			
		Device 11 port 1		Device 3 po	rt 2			
Hide	Statistics Me	mory Component Ports	Port Properties Samp	es Registers	Streams			

5. Port Properties

In this page the data port configuration parameters are shown. The active bank is high lighted. If a full recording has been done or a *.swa or *.fvf has been loaded, the content is dynamically updated according to the position of the time line cursor. When the analyzer is in live view, the page is showing the current situation of the bus.

Port properties		11. Device	11		Port 1					
	Common	Bank 0	Bank	1	Comment					
Used Bank	1			In	Indicated Bank (1) ^ Inverted Bank (0) = Used Bank (1)					
Port Data Mode	0			N	Normal operation					
Port Flow Mode	0			ls	ochronous					
BPT Payload Type				0	inly available on data port 0					
Word Length	24 bit(s)									
Block Packing Mode		0	0	В	Block per Port					
Block Grouping Contro	l.	1	1	U	Used BlockGroupCount = 1					
Sampling Interval		1 (0x0001)	512 (0x0200)						
Offset		0x0000	0x0000	0	Offset = 0 (0x0000)					
HStart		0	3							
HStop		15	10							
Sample Rate	-	-	-	In	Info not available					
Channel Enable			87654321	C	Chan 8> Chan 1					
Channel Prepare	87654321			C	Chan 8 > Chan 1					
Channel Ready				C	Chan 8> Chan 1					
Lane		0	0							
Hide Statistics Men	ory Component	Ports Port Propert	ies Samples	Registers	Streams					

6. Data Samples

This page is only valid when loading a *.swa or *.fvf file or when done a full recording.

Frame	Bit Offset	Sample Length	Flow Control	Chan 1	Chan 2	Chan 3	Chan 4	Chan 5	Chan 6	Chan 7	Chan 8	~
122169	42	24		0x00000000	0x00000000	0x00000000	0x00000000	0x0000000	0x00000000	0x00000000	0x00000000	
122169	554	24		0x000bd3f0	0x00177414	0x000bd3f1	0x002d4efa	0x0010b514	0x00085253	0x00019b8b	0x004e7a06	
122169	1066	24		0x00177412	0x002d4efb	0x00177413	0x004e7a05	0x002120fa	0x00101379	0x0002c8d1	0x004e7a07	1
122169	1578	24		0x0022ad79	0x0040136f	0x0022ad79	0x005a9df7	0x0030fbc5	0x0016bc27	0x00033718	0x0000000	
122169	2090	24		0x002d4efb	0x004e7a07	0x002d4efa	0x004e7a06	0x003ffffe	0x001bd835	0x0002c8d1	0x00b185fa	1
122169	2602	24		0x00372a06	0x00578783	0x00372a05	0x002d4efb	0x004debe4	0x001f0e7b	0x00019b8b	0x00b185fa	
122170	42	24		0x0040136f	0x005a9df7	0x00401370	0x00000000	0x005a8279	0x002026f3	0x00000000	0x00000000	
122170	554	24		0x0047e42e	0x00578782	0x0047e42e	0x00d2b106	0x00658c9a	0x001f0e7b	0x00fe6474	0x004e7a06	
122170	1066	24		0x004e7a06	0x004e7a06	0x004e7a07	0x00b185f9	0x006ed9ea	0x001bd836	0x00fd372e	0x004e7a07	
122170	1578	24		0x0053b81f	0x0040138f	0x0053b820	0x00a56209	0x007641af	0x0016bc28	0x00fcc8e9	0x00000000	1
122170	2090	24		0x00578783	0x002d4efc	0x00578783	0x00b185f9	0x007ba373	0x00101379	0x00fd372d	0x00b185f9	
122170	2602	24		0x0059d780	0x00177412	0x0059d780	0x00d2b105	0x007ee7a9	0x00085253	0x00fe8475	0x00b185f9	1
122171	42	24		0x005a9df6	0x00000000	0x005a9df5	0x00000000	0x007ffffe	0x00000000	0x00000000	0x00000000	
122171	554	24		0x0059d780	0x00e88bec	0x0059d780	0x002d4efb	0x007ee7a9	0x00f7adac	0x00019b8c	0x004e7a05	
122171	1066	24		0x00578782	0x00d2b105	0x00578783	0x004e7a07	0x007ba373	0x00efec86	0x0002c8d1	0x004e7a06	1
122171	1578	24		0x0053b81f	0x00bfec91	0x0053b81f	0x005a9df7	0x007641af	0x00e943d8	0x00033718	0x00000000	1
122171	2090	24		0x004e7a07	0x00b185fa	0x004e7a08	0x004e7a06	0x006ed9ea	0x00e427ca	0x0002c8d1	0x00b185f9	1
122171	2602	24		0x0047e42e	0x00a8787d	0x0047e42d	0x002d4efb	0x00658c98	0x00e0f184	0x00019b8b	0x00b185f9	Ŧ

The Jatistics memory component Ports Port Properties Samples Registers

7. Port Registers

In this page the data port registers are shown in decimal, hexadecimal and binary. The active bank is high lighted.

If a full recording has been done or a *.swa or *.fvf has been loaded, the content is dynamically updated according to the position of the time line cursor. When the analyzer is in live view, the page is showing the current situation of the bus.

Port	ort registers				11. Device 11 • Port 1 •								
			Commo	n	Bank 0		Ba	nk 1		Comment			
	IntStat	0	- 0x00 - 06000000	0									
	IntClear	0	- 0x00 - 0b000000	0									
Int	tLastAccess	ed 0	- 0x00 - 0b000000	0									
	IntMask	0	- 0x00 - 0b000000	0									
	PortCtrl	0	- 0x00 - 0b000000	0									
	BlockCtrl1	23	- 0x17 - 0b000101	11									
Pr	repare Stati	JS 0	- 0x00 - 0b000000	0									
F	Prepare Ctr	25	5 - Oxff - Ob11111	111									
	ChannelEn				0 - 0x00 - 0b000000	0	255 - 0xff - 0b	1111111					
	BlockCtrl2				0 - 0x00 - 0b000000	0	0 - 0x00 - 0b00	000000					
	SampleCtrl1				0 - 0x00 - 0b000000	0	255 - 0xff - 0b	1111111					
	SampleCtrl2				0 - 0x00 - 0b000000	0	1 - 0x01 - 0b00	000001					
	OffsetCtrl1				0 - 0x00 - 0b000000	0	0 - 0x00 - 0b00	000000					
	OffsetCtrl2				0 - 0x00 - 0b000000	0	0 - 0x00 - 0b00	000000					
	HCtrl				15 - 0x0f - 0b000011	11	58 - 0x3a - 0b0	0111010					
	BlockCtrl3				0 - 0x00 - 0b000000	0	0 - 0x00 - 0b00	000000					
	LaneCtrl				0 - 0x00 - 0b000000	0	0 - 0x00 - 0b00	000000					
le	Statistics	Memory	Component	Ports	Port Properties	Samples	Registers	Streams					

8. Stream Mapping

The Stream Mapping table shows all the data ports for all the slave devices. If a data port is used, it is coloured. When it is active, it wil contain a stream number. All the data ports that have the same number are connected.

If a full recording has been done or a *.swa or *.fvf has been loaded, the content is dynamically updated according to the position of the time line cursor. When the analyzer is in live view, the page is showing the current situation of the bus.

	Device	DP 0	DP 1	DP 2	DP 3	DP 4	DP 5	DP 6	DP 7	DP 8	DP 9	DP 10	DP 11	DP 12	DP 13	DP 14
1	LnK Amp		0													
2	Test Microphone															
3	Bluetooth IF		2	3												
4																
5																
6																
7																
8																
9																
10																
11			3													

Hide Statistics Memory Component Ports Port Properties Samples Registers Streams